




Overview

Real world robots with embedded SoCs are often computationally constrained and can not utilize onboard optimal control algorithms such as Model Predictive Control (MPC). We apply algorithm-hardware co-optimization for GEMV operations to accelerate MPC for these cases.


Range of Robotic Platforms

Processor	Micro Platforms		Tiny Platforms			
	Robobee	HAMR-F	Crazyflie2.1	DeepFicar Micro	PIXHAWK PX4	Petoi Bittle
Processor	ATTiny20 4-8 MHz 8-bit MCU	Atmega1284RF2 16MHz 8-bit MUC	STM32F405 168 MHz 32-bit M4 MCU	RP2040 133 MHz Dual-Core 32-bit M0+ MCU	STM32F765 216 MHz Dual-Core 32-bit M7 MCU	ESP32-WROOM-32D 240MHz Dual-Core 32-bit LX7 MCU
RAM	128 B	16 kB	196 kB	264 kB	512 kB	512 kB
Flash	2 kB	128 kB	1 MB	2 MB	2 MB	16 MB
Processor Power	0.015 W	0.045 W (with RF)	0.15 W	0.15 W	0.5 W	0.5-1 W

Complexity of MPC



Target Workload




$$\text{primal update : } x^+ = \arg \min_x \mathcal{L}_A(x, z, \lambda),$$


$$\text{slack update : } z^+ = \arg \min_z \mathcal{L}_A(x^+, z, \lambda),$$

$$\text{dual update : } \lambda^+ = \lambda + \rho(x^+ - z^+),$$


Methodology




Spike Evaluation




FireSim RTL Evaluation



Evaluation



Performance's Impact on Quality of Flight



Control Frequency	50Hz	50Hz	100Hz
Speed	1x	2x	2x
Tracking Error	0.73453	1.48734	0.77418

Conclusion

- Initially mapping dynamic GEMV operations to Gemmini results in worse performance than Eigen CPU implementation
- Hand-tuned unrolling and optimizations outperforms CPU

Future Work

- Implementing HW features to support fine-grained GEMM/GEMV operations
- Codegen/Compiler support for end-user utilization of optimized kernels

Contact Information

Kris Shengjun Dong
Dima Nikiforov
Minh Nguyen

krisdong@berkeley.edu
vnikiforov@berkeley.edu
minh02@berkeley.edu